

Solo HDTC HDMI

Variant: [No Variations]

2/25/2015
V4

RELEASED - 23-JAN-2015

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	HDMI INPUT	21	POWER SEQUENCING	31
2	BLOCK DIAGRAM	12	HDMI, HDMI OUTPUT	22	DOC REVISION HISTORY	32
3	CPU - DDR3, DDR3 MEM	13	PCIE MINI	23	33
4	CPU - PCIE, USB	14	USB DEBUG	24	34
5	CPU - CSI, HDMI OUT	15	SD SLOT	25	35
6	CPU - AUDIO, SPI, I2C, GPIO	16	UARTS	26	36
7	CPU - SD, UART	17	HEADER, SPI, LEDS, EEPROM	27	37
8	CPU - JTAG, CONTROL	18	PWR INPUT, 3V3, 1V375, 3V0 ALW	28	38
9	CPU - POWER	19	PWR 2V5, 1V5	29	39
10	CPU - UNUSED	20	MECHANICAL	30	40

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for critical
design notes.

DESIGN NOTE:
Example text for cautionary
design notes.


LAYOUT NOTE:
Example text for critical
layout guidelines.

Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [01] - COVER PAGE.SchDoc		Checked by	
Size:	DWG NO	Revision: V4	
Date: 2/25/2015		Sheet 1 of 23	

Solo HDTC HDMI



(Block Diagram)



Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [02] - BLOCK DIAGRAM.SchDoc		Checked by:	
Size:	DWG NO	Revision: V4	
Date: 2/25/2015		Sheet 2 of 23	

CPU - DDR3, DDR3 MEM



DESIGN NOTE:
Using bit swapping for DATA bus to allow easy pcb routing.


DESIGN NOTE:
When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration. Example D0 to D0 or D0 to D8, and D1-7 can be swapped.

DESIGN NOTE:
When swapping byte lanes on 16-bit memory signals for that byte lane.


Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [03] - CPU - D0R3, D0R3 MEM SchDoc		Checked by	
Size:	DWG NO	Revision: V4	
Date: 2/25/2015	Sheet 3 of 23		

CPU - PCIE, USB





USB



Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [04] - CPU - PCIe, USB, Sch.Doc			Checked by
Size:	DWG/1D		Revision: V4
Date: 2/25/2015	Sheet 4 of 23		


HDMI OUTPUT




(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [05] - CPU - CSI, HDMI OUT SchDec		Checked by	
Size:	DWG NO		Revision: V4
Date: 2/25/2015	Sheet 5 of		23

CPU - AUDIO, SPI, I2C, GPIO


SPI, GPIO



I2C3, GPIO



AUDIO, I2C1



Cannot open file 3D_Robotics_Logo.bmp

UIK



UIM



(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [07] - CPU - SD, UART, SchDoc		Checked by	
Size:	DWG NO		Revision: V4
Date: 2/25/2015		Sheet 7 of 23	

CONTROL



CPU - POWER

DESIGN NOTE:
The VDDARM_CAP and VDDARM2_CAP rails have been optimized for use with the IMX 6 Quad and IMX 6 Dual/ite processors. To achieve the lowest power mode (preventing internal leakage) when using the IMX 6 Dual and the IMX 6 Dual/ite processors, VDDARM_CAP should be split from VDDARM2_CAP and the VDDARM2_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a 2-ohm resistor between the VDDARM_CAP and VDDARM2_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and Dual/ite processors and depopulate resistor when using Dual and Single processors. When using Dual and Single processors, depopulate the capacitors attached to VDDARM2_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the IMX 6 Dual and Single processors.

LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM2_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 80% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

DESIGN NOTE:
Measure +V1_VNCC_PL1_OUT, if needed fit R77, R78.

DESIGN NOTE:
+V1_VNCC_PL1_OUT, if needed fit R77, R78.

DESIGN NOTE:
+V1_VNCC_PL1_OUT, if needed fit R77, R78.


Cannot open file 3D_Robotics_Logo.jpg

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title:	Solo HDTC HDMI	Version:	[No Variations]
Page Contents:	[09] - CPU - POWER.SchDoc		
Date:	2/25/2015	Sheet	9 of 23


i.MX6S - UNUSED




i.MX6S - RGMII



i.MX6S - SD2




DESIGN NOTE:
Freescale feedback about Solo: SATA_VP and
SATA_VPH pins - these supplies should be powered if
performing boundary scan tests.



Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [10] - CPU - UNUSED SchDoc		Checked by	
Size:	DMG NO	Revision: V4	
Date: 2/25/2015	Sheet 10 of 23		

HDMI Input



DESIGN NOTE:
E-EDD I2C Address 0xA0
HDCP I2C Address 0x74

DESIGN NOTE:
RXA_5V is used to detect if cable is connected.

DESIGN NOTE:
The I2C Address of the main map is 0x88 after reset.

DESIGN NOTE:
If possible problem with crystal occurs change (increase) the value of resistor R72.

DESIGN NOTE:
VDD_IN_CS0 INT1 set in software as open drain by default.

DESIGN NOTE:
HPA_AINT2 open drain - pull up is required.

DESIGN NOTE:
Fill the series resistors after the software is updated (e.g. set the CPU Audio as slave).

DESIGN NOTE:
SS sets the regulator output soft-start ramp time:
- CSB not fitted: 0.1ms
- CSB fitted: 0.1ms

DESIGN NOTE:
 $V_{out} = 0.8V$
 $V_{out} = V_{ref} \cdot (1 + R1/R2) = 0.8V \cdot (1 + 302/40) = 0.872,25V, 0.8V$



DESIGN NOTE:
 $V_{in} = 1.8V$ / max 1.5A
(Required 400mA)

Cannot open file: SD_Robotics_Logo.bmp


(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title:	Solo HDTC HDMI	Variant:	[No Variations]
Page Contents:	[11] - HDMI INPUT SchDoc	Checked by:	
Date:	2016/02/02	Revision:	V4
Date:	2/25/2015	Sheet:	11 of 23

HDMI, HDMI Output

HDMI Routing



HDMI Connector





PCIe Mini 1 Card for 3D Model



SCR1
M2x8mm
SPA1
2.5/4.5x3.5mm
NUT1
M2

SCR2
M2x8mm
SPA2
2.5/4.5x3.5mm
NUT2
M2

DESIGN NOTE:
The distance between the mounting holes of PCIe Card and the PCB is 3.5 mm.


Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [13] - PCIE MINI SchDco		Checked by	
Size:	DWG NO		Revision V4
Date: 2/25/2015	Sheet 13 of		23

[illegible]

SD CARDS

Micro SD Slot



CR2

Micro SD Card


Micro SD Card

Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [15] - SD SLOT.SchDoc		Checked by	
Size:	DWG NO	Revision: V4	
Date: 2/25/2015	Sheet 15 of 23		

UARTS

UART 1 - Debug console (+3V3)



Level translator (3V3 <-> 5V)

Level translator eliminated



DESIGN NOTE:
Option to use 3V3 or 5V serial ports.

Cannot open file 3D_Robotics_Logo.bmp



(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [16] - UARTS S&D Doc		Checked by:	
Date: 2/25/2015		Revision: V4	
Sheet 16 of 23			

HEADER, SPI, LEDS, EEPROM


MISC HEADERS




DESIGN NOTE:
Recommendation: To prevent inserting Header 21 the wrong way, we recommend to make the pin 22 as a KEY. Remove/put out pin 22 from the header and blind the hole in the opposite connector.



EEPROM




POWER LED



DESIGN NOTE:
Do not fit these LEDs in production.

USER DEFINED LED




Cannot open file 3D_Robotics_Logo.bmp


(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [17]-HEADER, SPI, LEDS, EEPROM.SchDoc		Checked by:	
Date: 2/25/2015		Revision: V4	
		Sheet 17 of 23	

POWER INPUT, +3.3V, +1.375V, +3.0_ALWAYS

POWER INPUT



+3V0 Always



Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title	Solo HDTC HDMI	Version	[No Variations]
Page Contents	[18] - PWR INPUT, 3V3, 1V375, 3V0 ALWAYS SchDoc Checked by		
Date	2/25/2015	Revision	V4
Sheet	18	of	23

POWER +2.5V, +1.5V

+2V5, +1V5

DESIGN NOTE:
If needed in future, this 2.5V power supply can be used as a 5V power supply, however in that case an additional small 2.5V would be required.

DESIGN NOTE:
~2.5V / max 5A
(Required 50mA)

DESIGN NOTE:
+1.5V / max 5A
(Required 2.5A)


DESIGN NOTE:
Voltage created by voltage divider connected to 3V3
REFIN2=3V3*10K/(10K+20K)=1.5V

Cannot open file 3D_Robotics_Logo.bmp


(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title		Variant	
Sole HDTC HDMI		[No Variations]	
Page Contents		Checked by	
[19] - PWR 2V5, 1V5.SchDoc		V4	
Date		Revision	
2/25/2015		Sheet 19 of 23	

MECHANICAL

TESTPOINT



MOUNTING HOLES



FIDUCIALS



PCB



I2C USAGE AND ADDRESS TABLE


NAME	PERIPHERAL	ADDRESS
I2C1	On Connector	
I2C2	HDMI	0x60 , 0xA1
	HDMI Receiver DDCA (Optional)	0xA0, 0x74
	PCIe Mini Card	
I2C3	HDMI Receiver Control	0x98 / 0x99
	EEPROM	0xAE / 0xAF

Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [20] - MECHANICAL SchDoc		Checked by:	
Date: 2/25/2015		Revision: V4	
		Sheet 20 of 23	

CPU - POWER SEQUENCING

OTHER POWERS	LEVEL	FROM	USED BY
+DDR_VREF	0V75	+1V5_DDR	ref. for DDR memories, gen. with volt. divider
+1V2_VDD_ARM_CAP	1V2	iMX	cpu, core caps
+1V1_VDDSOC_CAP	1V1	iMX	core caps, cpu-sata, cpu-pcie, cpu-hdmi



Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title		Variant	
Solo HDTC HDMI		[No Variations]	
Page Contents		Checked by	
[21] - POWER SEQUENCING SchDoc		V4	
Date		Revision	
2/25/2015		Sheet 21 of 23	

DOC: REVISION HISTORY

HDTC Change V2

August 18, 2014

- Remove: 2mm, 32 position single strip header.
- Add: 2.54mm, 6 position header J10 (UART).
- Add: 2.54mm, 5 position header J1 (USB H1, 2x GPIO).
- Add: 2.54mm, 5 position header J8 (USB OTG).

August 19, 2014

- Remove: USB H1 connection from J5. PCIe does not require USB.
- Remove: uUSB connector. All updates through 802.11
- Add: SW1 momentary tactile switch.
- Add: USB OTG connection to J8.
- Add: USB H1 connection to J1.

HDTC Change V3

September 6, 2014

- Remap: Ball N3, N4, N5, N6 from U1N to U1O
- Remap: Ball H21, J20 from U1E to U1O
- Remap: AUD3 function is replaced with AUD4_TXC, TXFS, RXD (U22, V24, W24).
 - Remap AUD3_TXC ball N1 <<=> AUD4_TXC ball U22.
 - Remap AUD3_TXFS ball N4 <<=> AUD4_TXFS ball V24.
 - Remap AUD3_RXD ball N3 <<=> AUD4_RXD ball V24.
 - Keep AUD3_CLK on same ball T5. Renamed only to AUD4_CLK.
- Remap: USB_H1_OC ball J20 to GPIO3 ball R7
- Remove: I2C1 (H21 and J20), pads are now used for DAT02 and DAT03

September 7, 2014

- Remove: U8 Level translator
- Remove: R84, R95, R86
- Remove: C72, C175, C181
- Remove: VID_IN_CSI0_VS/FIELD net and port from U1O and U4
- Remove: VID_IN_CSI0_HS net and port from U1O and U4
- Remove: VID_IN_CSI0_INT1 net and port from U1O and U4
- Remove: VID_IN_CSI0_INT2 net and port from U1O and U4
- Remove: VID_IN_CSI0_DE net and port from U1O and U4

Cannot open file 3D_Robotics_Logo.bmp

(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTIAL. Do not distribute.	
Title: Solo HDTC HDMI		Variant: [No Variations]	
Page Contents: [22] - DOC REVISION HISTORY.SchDoc		Checked by	
Size:	DWG NO		Revision: V4
Date: 2/25/2015		Sheet 22 of 23	

	1	2	3	4	5	6	7	8
A	<div>Designator [01] - COVER PAGE.SchDoc</div> <div></div>	<div>Designator [02] - BLOCK DIAGRAM.SchDoc</div> <div></div>	<div>Designator [03] - CPU - DDR3, DDR3 MEM.SchDoc</div> <div></div>	<div>Designator [04] - CPU - PCIE, USB.SchDoc</div> <div></div>	<div>Designator [05] - CPU - CSI, HDMI OUT.SchDoc</div> <div></div>	<div>Designator [06] - CPU - AUDIO, SPI, I2C, GPIO.SchDoc</div> <div></div>	<div>Designator [07] - CPU - SD, UART.SchDoc</div> <div></div>	
B	<div>Designator [08] - CPU - JTAG, CONTROL.SchDoc</div> <div></div>	<div>Designator [09] - CPU - POWER.SchDoc</div> <div></div>	<div>Designator [10] - CPU - UNUSED.SchDoc</div> <div></div>	<div>Designator [11] - HDMI INPUT.SchDoc</div> <div></div>	<div>Designator [12] - HDMI, HDMI OUTPUT.SchDoc</div> <div></div>	<div>Designator [13] - PCIE MINI.SchDoc</div> <div></div>	<div>Designator [14] - USB DEBUG.SchDoc</div> <div></div>	
C	<div>Designator [15] - SD SLOT.SchDoc</div> <div></div>	<div>Designator [16] - UARTS.SchDoc</div> <div></div>	<div>Designator [17] - HEADER, SPI, LEDS, EEPROM.SchDoc</div> <div></div>	<div>Designator [18] - PWR INPUT, 3V3, 1V375, 3V0 ALWAYS.SchDoc</div> <div></div>	<div>Designator [19] - PWR 2V5, 1V5.SchDoc</div> <div></div>	<div>Designator [20] - MECHANICAL.SchDoc</div> <div></div>	<div>Designator [21] - POWER SEQUENCING.SchDoc</div> <div></div>	
D	<div>NOTES</div> <div>Mark Not Fitted Components as NF</div> <div>DRAFT - Very early stage of schematic, ignore details. PRELIMINARY - Close to final schematic. CHECKED - There should not be any mistakes. Tell the engineer if you find one. RELEASED - A board with this schematic has been sent to production.</div>				<div>Designator [22] - DOC REVISION HISTORY.SchDoc</div> <div></div>	Cannot open file 3D_Robotics_Logo.bmp		
	1	2	3	4	5	6	7	8